Cache Access Counter Interrupt status register
L2_IBUS0_OVF_INT_ST | The bit indicates the interrupt status of one of counters overflow that occurs in L2-Cache due to bus0 accesses L2-Cache. |
L2_IBUS1_OVF_INT_ST | The bit indicates the interrupt status of one of counters overflow that occurs in L2-Cache due to bus1 accesses L2-Cache. |
L2_IBUS2_OVF_INT_ST | Reserved |
L2_IBUS3_OVF_INT_ST | Reserved |
L2_DBUS0_OVF_INT_ST | The bit indicates the interrupt status of one of counters overflow that occurs in L2-Cache due to bus0 accesses L2-Cache. |
L2_DBUS1_OVF_INT_ST | The bit indicates the interrupt status of one of counters overflow that occurs in L2-Cache due to bus1 accesses L2-Cache. |
L2_DBUS2_OVF_INT_ST | Reserved |
L2_DBUS3_OVF_INT_ST | Reserved |